







<p>Write low fetch:</p> <p>(mem_ops, Op[r] == write)</p> <p>PC/RA => ma, N</p> <p>PC/RA + 2 => PC</p> <p>md => M</p>	
<p>Write high fetch:</p> <p>(mem_ops, Op[r] == write, HIGH)</p> <p>N => ma</p> <p>if (Ok && Op[xxx] != FL) Rx +/- stride => Rx</p> <p>md.M => H</p> <p>next</p>	
<p>Write low data:</p> <p>(mem_ops, Op[r] == write, SECOND)</p> <p>Rx/direct => ma, N</p> <p>Ry[7:0] => md, P</p> <p>if (Ok) write</p> <p>if (Op[b] == byte) H => H, I done</p>	
<p>Write high data:</p> <p>(mem_ops, Op[r] == write, SECOND, HIGH)</p> <p>N => ma</p> <p>Ry[15:8] => md</p> <p>if (Ok) write</p> <p>H => H, I</p> <p>done</p>	

<p>Read low data:</p> <p>(mem_ops, Op[r] == read)</p> <p>Rx/direct => ma, N</p> <p>md => H</p> <p>if (Ok && Op[xxx] != FL)</p> <p> Rx +/- stride => Rx</p> <p>if (Op[b] == byte)</p> <p> pd/md => H[15:8]</p> <p> next</p>	
<p>Read high data:</p> <p>(mem_ops, Op[r] == read, HIGH)</p> <p>md.M => H</p> <p>next</p>	
<p>Read low fetch:</p> <p>(mem_ops, Op[r] == read, SECOND)</p> <p>if (Ok && Op[yyy] == PC/RA)</p> <p> H => ma, N</p> <p> H + 2 => PC</p> <p>else</p> <p> PC/RA => ma, N</p> <p> PC/RA + 2 => PC</p> <p>md => M</p>	
<p>Read high fetch:</p> <p>(mem_ops, Op[r] == read, SECOND, HIGH)</p> <p>N => ma</p> <p>if (Ok && Op[yyy] != PC/RA)</p> <p> H + 0 => Ry</p> <p>md.M => H, I</p> <p>done</p>	

